Posted in | News | Nanoelectronics

DesignWare USB IP to be Available in 65nm and 130nm Process Technologies

Synopsys recently declared that its DesignWare SuperSpeed USB 3.0 xHCI IP has received the USB Implementers Forum (USB-IF) SuperSpeed USB certification. The xHCI regulation offers a technique for the product host controllers to interact with the USB 3.0 software.

The requirements for certification includes that the IP needs to support the U1 and U2 power modes and the four USB transfer speeds, including SuperSpeed (5.0 Gbps), Hi-Speed (480 Mbps), Full-Speed (12 Mbps) and Low-Speed (1.5 Mbps).

The USB 3.0 software has an integrated design that helps designers reduce risks by removing the need for two different USB 2.0 and 3.0 data routes in the company’s system-on-chip (SoC) layouts. The USB 3.0 host controller is designed for a small area and low power applications and is already being used in products manufactured in large volumes. It is suitable for battery-operated, portable systems.

COO and USB-IF president Jeff Ravencraft, stated that achieving USB certification is a critical product highlight showing that the Synopsis DesignWare IP meets up to the essential standards and is the basis for bulk adoption of the USB. The appropriate usage of the U1 and U2 energy saving modes will help enhance the battery life in the upcoming USB products.

Citations

Please use one of the following formats to cite this article in your essay, paper or report:

  • APA

    Synopsys, Inc.. (2019, February 12). DesignWare USB IP to be Available in 65nm and 130nm Process Technologies. AZoNano. Retrieved on November 21, 2024 from https://www.azonano.com/news.aspx?newsID=22468.

  • MLA

    Synopsys, Inc.. "DesignWare USB IP to be Available in 65nm and 130nm Process Technologies". AZoNano. 21 November 2024. <https://www.azonano.com/news.aspx?newsID=22468>.

  • Chicago

    Synopsys, Inc.. "DesignWare USB IP to be Available in 65nm and 130nm Process Technologies". AZoNano. https://www.azonano.com/news.aspx?newsID=22468. (accessed November 21, 2024).

  • Harvard

    Synopsys, Inc.. 2019. DesignWare USB IP to be Available in 65nm and 130nm Process Technologies. AZoNano, viewed 21 November 2024, https://www.azonano.com/news.aspx?newsID=22468.

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Your comment type
Submit

While we only use edited and approved content for Azthena answers, it may on occasions provide incorrect responses. Please confirm any data provided with the related suppliers or authors. We do not provide medical advice, if you search for medical information you must always consult a medical professional before acting on any information provided.

Your questions, but not your email details will be shared with OpenAI and retained for 30 days in accordance with their privacy principles.

Please do not ask questions that use sensitive or confidential information.

Read the full Terms & Conditions.