Intel Creates 65 Nanometer SRAM Chips - New Product

Intel has claimed to have produced fully functional 65 nanometer SRAM chips using 12-inch (300mm) silicon wafers. They are expected to go into production in 2005.

The chips use a second generation version of Intel's strained silicon, copper interconnect, and low-k dielectrics. The 4Mbit SRAM cells are only .57µ2 in size which means that 10 million chips could fit inside the tip of a ball point pen.

Posted 24th November 2003

Citations

Please use one of the following formats to cite this article in your essay, paper or report:

  • APA

    Intel Silicon. (2013, June 11). Intel Creates 65 Nanometer SRAM Chips - New Product. AZoNano. Retrieved on November 21, 2024 from https://www.azonano.com/article.aspx?ArticleID=209.

  • MLA

    Intel Silicon. "Intel Creates 65 Nanometer SRAM Chips - New Product". AZoNano. 21 November 2024. <https://www.azonano.com/article.aspx?ArticleID=209>.

  • Chicago

    Intel Silicon. "Intel Creates 65 Nanometer SRAM Chips - New Product". AZoNano. https://www.azonano.com/article.aspx?ArticleID=209. (accessed November 21, 2024).

  • Harvard

    Intel Silicon. 2013. Intel Creates 65 Nanometer SRAM Chips - New Product. AZoNano, viewed 21 November 2024, https://www.azonano.com/article.aspx?ArticleID=209.

Tell Us What You Think

Do you have a review, update or anything you would like to add to this article?

Leave your feedback
Your comment type
Submit

While we only use edited and approved content for Azthena answers, it may on occasions provide incorrect responses. Please confirm any data provided with the related suppliers or authors. We do not provide medical advice, if you search for medical information you must always consult a medical professional before acting on any information provided.

Your questions, but not your email details will be shared with OpenAI and retained for 30 days in accordance with their privacy principles.

Please do not ask questions that use sensitive or confidential information.

Read the full Terms & Conditions.