Posted in | News | Nanoelectronics

TSMC Unveils New Slim Library Targeting 65nm LP Process

Taiwan Semiconductor Manufacturing Company, Ltd. (TWSE: 2330, NYSE: TSM) today introduced the first Slim Library that reduces system-on-chip (SoC) routed logic block area by 15 percent compared to blocks routed through current standard cell libraries.

The library targets TSMC's 65nm LP process technology and fits existing implementation flows for easy adoption. Designers can use the new Slim Library in existing or new designs without change to design tools and implementation methodologies.

Slim Library is the result of the AreaTrim™ design and process co-optimization program between the TSMC and Tela Innovations. The library is based on Tela's patented layout style and TSMC's process optimization. The two companies demonstrated the 15% area improvement through synthesis and timing-driven place and route implementations on multiple versions of widely used microprocessor cores.

The new library's layout style draws a lithography-optimized pattern with uniform density through unidirectional poly on a fixed pitch and improved manufacturing process control to reduce area. As a result, Slim Library achieves gate densities of up to 1 million gates per square millimeter.

Slim Library is re-designed into 8 tracks from the traditional 9-track configuration, yet provides equivalent performance and power.  The library includes Multiple Vt options and power management cells along with full set of characterization corners.

"The Slim Library is an excellent example of TSMC's commitment to collaborate with it ecosystem partners to create differentiated value," said ST Juang, senior director of Design Infrastructure Marketing at TSMC.  "The AreaTrim program is an outgrowth of TSMC's Open Innovation Platform™ and proof that we will continue to provide expanding family of innovative products."

Availability

The new 65LP Slim Library is available now in limited release through the TSMC Online customer design portal or by contacting local TSMC account management or support representatives.  General release is targeted for the first quarter of 2011.

Source: http://www.tsmc.com/

Citations

Please use one of the following formats to cite this article in your essay, paper or report:

  • APA

    TSMC Taiwan Semiconductor Manufacturing Company. (2019, March 19). TSMC Unveils New Slim Library Targeting 65nm LP Process. AZoNano. Retrieved on November 21, 2024 from https://www.azonano.com/news.aspx?newsID=18114.

  • MLA

    TSMC Taiwan Semiconductor Manufacturing Company. "TSMC Unveils New Slim Library Targeting 65nm LP Process". AZoNano. 21 November 2024. <https://www.azonano.com/news.aspx?newsID=18114>.

  • Chicago

    TSMC Taiwan Semiconductor Manufacturing Company. "TSMC Unveils New Slim Library Targeting 65nm LP Process". AZoNano. https://www.azonano.com/news.aspx?newsID=18114. (accessed November 21, 2024).

  • Harvard

    TSMC Taiwan Semiconductor Manufacturing Company. 2019. TSMC Unveils New Slim Library Targeting 65nm LP Process. AZoNano, viewed 21 November 2024, https://www.azonano.com/news.aspx?newsID=18114.

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Your comment type
Submit

While we only use edited and approved content for Azthena answers, it may on occasions provide incorrect responses. Please confirm any data provided with the related suppliers or authors. We do not provide medical advice, if you search for medical information you must always consult a medical professional before acting on any information provided.

Your questions, but not your email details will be shared with OpenAI and retained for 30 days in accordance with their privacy principles.

Please do not ask questions that use sensitive or confidential information.

Read the full Terms & Conditions.