Posted in | News | Nanoelectronics

Fujitsu Deploys Cadence’s Technology for Logic Design at 65-nm Process

Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that Fujitsu Limited has adopted the Cadence® Encounter® Conformal® ECO Designer to cut costs and reduce design time in its engineering change order (ECO) implementation flow.

The technology giant recently deployed the Cadence technology to tape out a network-control large-scale integration design of 40 million gates at a 65-nanometer process.

Encounter Conformal ECO Designer

“We are very pleased with our recent success using the Encounter Conformal ECO Designer,” said Takeo Asakawa, General Manager, LSI Development Div, in the Next Generation Technical Computing Unit of Fujitsu. “We had to implement several ECOs, some of them with 4,000 instances and they were very complex. I have no doubt the technology saved us significant time and resources.”

Encounter Conformal ECO Designer can play a significant role in speeding time to market and boosting design quality for companies seeking to narrow the productivity and profitability gaps outlined in the EDA360 vision. The software helps design teams implement RTL ECOs for pre- and post-mask layout. It combines automatic ECO analysis and design netlist modification with world-class equivalence checking to boost performance and productivity. This unique technology combines logic equivalence checking with functional ECO analysis and generation, design netlist modification, clock domain synchronization, and semantics checks.

By using Encounter Conformal ECO Designer Fujitsu was able to start implementation before functional verification was completed, cutting total development time by months. Even engineers not familiar with logic design can tackle ECOs to implement late-stage changes needed to improve design quality prior to manufacturing.

“Fujitsu’s recent success with the Encounter Conformal ECO Designer is a good example of the time-to-market and quality benefits that the right technology can bring to the path toward Silicon Realization,” said Bassilios Petrakis, director of product management at Cadence. “Like many of our other customers, Fujitsu was able to exploit this technology to give itself a competitive boost.”

Source: http://www.cadence.com/

Citations

Please use one of the following formats to cite this article in your essay, paper or report:

  • APA

    Cadence Design Systems. (2019, February 13). Fujitsu Deploys Cadence’s Technology for Logic Design at 65-nm Process. AZoNano. Retrieved on November 21, 2024 from https://www.azonano.com/news.aspx?newsID=18706.

  • MLA

    Cadence Design Systems. "Fujitsu Deploys Cadence’s Technology for Logic Design at 65-nm Process". AZoNano. 21 November 2024. <https://www.azonano.com/news.aspx?newsID=18706>.

  • Chicago

    Cadence Design Systems. "Fujitsu Deploys Cadence’s Technology for Logic Design at 65-nm Process". AZoNano. https://www.azonano.com/news.aspx?newsID=18706. (accessed November 21, 2024).

  • Harvard

    Cadence Design Systems. 2019. Fujitsu Deploys Cadence’s Technology for Logic Design at 65-nm Process. AZoNano, viewed 21 November 2024, https://www.azonano.com/news.aspx?newsID=18706.

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Your comment type
Submit

While we only use edited and approved content for Azthena answers, it may on occasions provide incorrect responses. Please confirm any data provided with the related suppliers or authors. We do not provide medical advice, if you search for medical information you must always consult a medical professional before acting on any information provided.

Your questions, but not your email details will be shared with OpenAI and retained for 30 days in accordance with their privacy principles.

Please do not ask questions that use sensitive or confidential information.

Read the full Terms & Conditions.