Cadence Design Systems and TSMC Collaborate Extending SKILL-Based PDKs to 16 nm

In an effort to address the increasing complexity associated with advanced node designs, Cadence Design Systems, Inc., today announced that TSMC has expanded collaboration with Cadence on the Virtuoso custom and analog design platform to design and verify its own cutting-edge IP.

Additionally, TSMC has extended its native SKILL-based process design kits (PDKs) portfolio to 16 nanometers, creating and delivering fully qualified and high-quality native SKILL-based PDKs to enable all the leading-edge features of the Virtuoso platform. To allow customers to fully maximize performance and quality of results, the new PDKs enable leading-edge features within the Virtuoso 12.1 platform, such as auto-alignment, automatic handling of complex rules during abutment, chaining devices, support of color-aware layout, and advanced routing.

“We have continued our major investments in advancing the Virtuoso platform to address the ever mounting design challenges. We worked closely with TSMC and our customers to enhance and deliver on advanced node and mainstream design requirements,” said Dr. Chi-Ping Hsu, senior vice president, research and development, Silicon Realization Group at Cadence. “The high-quality native SKILL-based PDKs are key to powering up the Virtuoso methodologies to their full potential.”

“We have a long-term partnership with Cadence on the Virtuoso platform,” said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division. “The extension of SKILL-based PDK development to 16 nanometers allows us to better address customers’ needs in custom design of advanced technologies.”

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Citations

Please use one of the following formats to cite this article in your essay, paper or report:

  • APA

    Cadence Design Systems. (2019, February 11). Cadence Design Systems and TSMC Collaborate Extending SKILL-Based PDKs to 16 nm. AZoNano. Retrieved on November 21, 2024 from https://www.azonano.com/news.aspx?newsID=27800.

  • MLA

    Cadence Design Systems. "Cadence Design Systems and TSMC Collaborate Extending SKILL-Based PDKs to 16 nm". AZoNano. 21 November 2024. <https://www.azonano.com/news.aspx?newsID=27800>.

  • Chicago

    Cadence Design Systems. "Cadence Design Systems and TSMC Collaborate Extending SKILL-Based PDKs to 16 nm". AZoNano. https://www.azonano.com/news.aspx?newsID=27800. (accessed November 21, 2024).

  • Harvard

    Cadence Design Systems. 2019. Cadence Design Systems and TSMC Collaborate Extending SKILL-Based PDKs to 16 nm. AZoNano, viewed 21 November 2024, https://www.azonano.com/news.aspx?newsID=27800.

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Your comment type
Submit

While we only use edited and approved content for Azthena answers, it may on occasions provide incorrect responses. Please confirm any data provided with the related suppliers or authors. We do not provide medical advice, if you search for medical information you must always consult a medical professional before acting on any information provided.

Your questions, but not your email details will be shared with OpenAI and retained for 30 days in accordance with their privacy principles.

Please do not ask questions that use sensitive or confidential information.

Read the full Terms & Conditions.