TSMC Certifies Cadence Quantus QRC Extraction Solution for TSMC 16nm FinFET

Cadence Design Systems, Inc., a leader in global electronic design innovation, today announced that TSMC has certified Cadence Quantus QRC Extraction solution for TSMC 16nm FinFET. Cadence Quantus QRC Extraction Solution successfully passed TSMC's rigorous parasitic extraction certification requirements to achieve best-in-class accuracy against the foundry golden data for FinFET technology.

At 16nm, there are new modeling challenges, including the introduction of FinFET 3D device structures, with more complex parameters for parasitic capacitance and resistance. These challenges require the highest accuracy in signoff extraction. Quantus QRC Extraction solution is able to meet these challenges using its robust modeling infrastructure to deliver the highest accuracy models, and produce the smallest netlist to enable faster simulation and characterization runtimes.

"The certification of Quantus QRC Extraction solution by TSMC is the result of close collaboration between both companies' R&D teams to accurately model complex parasitic effects to address the new challenge of FinFET devices," said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division. "We are delighted to see Quantus QRC Extraction delivers the solution for FinFET designs that meet TSMC's certification requirements and will continue our collaboration with Cadence on future technologies."

"With Quantus QRC Extraction solution, our customers can reduce their design closure turnaround time by removing the extraction performance bottleneck in the digital and custom/analog electrical signoff flow," said Anirudh Devgan, senior vice president of the Digital & Signoff Group at Cadence. "With the introduction of this new extraction solution and certification by TSMC at 16nm FinFET designs, Cadence now offers a significantly differentiated solution for digital, and custom/analog designs."

Quantus QRC Extraction solution was introduced by Cadence today. For more information on Quantus QRC Extraction solution, visit www.cadence.com/news/quantusqrc.

Citations

Please use one of the following formats to cite this article in your essay, paper or report:

  • APA

    Cadence Design Systems. (2019, February 11). TSMC Certifies Cadence Quantus QRC Extraction Solution for TSMC 16nm FinFET. AZoNano. Retrieved on November 21, 2024 from https://www.azonano.com/news.aspx?newsID=30619.

  • MLA

    Cadence Design Systems. "TSMC Certifies Cadence Quantus QRC Extraction Solution for TSMC 16nm FinFET". AZoNano. 21 November 2024. <https://www.azonano.com/news.aspx?newsID=30619>.

  • Chicago

    Cadence Design Systems. "TSMC Certifies Cadence Quantus QRC Extraction Solution for TSMC 16nm FinFET". AZoNano. https://www.azonano.com/news.aspx?newsID=30619. (accessed November 21, 2024).

  • Harvard

    Cadence Design Systems. 2019. TSMC Certifies Cadence Quantus QRC Extraction Solution for TSMC 16nm FinFET. AZoNano, viewed 21 November 2024, https://www.azonano.com/news.aspx?newsID=30619.

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Your comment type
Submit

While we only use edited and approved content for Azthena answers, it may on occasions provide incorrect responses. Please confirm any data provided with the related suppliers or authors. We do not provide medical advice, if you search for medical information you must always consult a medical professional before acting on any information provided.

Your questions, but not your email details will be shared with OpenAI and retained for 30 days in accordance with their privacy principles.

Please do not ask questions that use sensitive or confidential information.

Read the full Terms & Conditions.