New Partnership to Advance Wafer-Level Processing for 3D ICs and MEMS

SVTC Technologies, a company specializing in nanotechnology advancement and commercialization, has announced a partnership with SUSS MicroTec, an equipment supplier for MEMS and sophisticated three-dimensional integrated circuit (IC) integration.

This partnership is for the advancement of wafer-level processing for three-dimensional IC integrated solution and MEMS with special focus on the latest bonding applications required for the development of future-generation electronics. This collaboration is part of SVTC Technologies’ ongoing strategy to offer value-added systems to its customers.

SUSS MicroTec has supplied bonding and alignment equipment to SVTC Technologies’ advanced round-the-clock cleanrooms situated in San Jose, California. Through this partnership, common customers of the two companies can now create new processes and test out devices, while carrying out their own production works. As part of the deal, the two companies will join hands in the development and characterization of novel wafer-bonding and lithography technologies.

SVTC Technologies offers a broad array of solutions through a select strategic partner network and proprietary capabilities. On the basis of its expertise, the company has formed an ecosystem of valued partners to support the company’s ability to offer a comprehensive range of technology advancement services.

The President and Chief Executive Officer at SUSS MicroTec, Frank P. Averdung stated that the company’s collaboration with SVTC Technologies will target the advancement of new solutions and processes in the wafer-level processing field. The Chief Executive Officer at SVTC Technologies, Bert Bruggeman stated that the SUSS MicroTec partnership will complement the company’s capability to meet its customers’ requirements for sophisticated MEMS production technology.

Citations

Please use one of the following formats to cite this article in your essay, paper or report:

  • APA

    Chai, Cameron. (2019, February 12). New Partnership to Advance Wafer-Level Processing for 3D ICs and MEMS. AZoNano. Retrieved on November 22, 2024 from https://www.azonano.com/news.aspx?newsID=23788.

  • MLA

    Chai, Cameron. "New Partnership to Advance Wafer-Level Processing for 3D ICs and MEMS". AZoNano. 22 November 2024. <https://www.azonano.com/news.aspx?newsID=23788>.

  • Chicago

    Chai, Cameron. "New Partnership to Advance Wafer-Level Processing for 3D ICs and MEMS". AZoNano. https://www.azonano.com/news.aspx?newsID=23788. (accessed November 22, 2024).

  • Harvard

    Chai, Cameron. 2019. New Partnership to Advance Wafer-Level Processing for 3D ICs and MEMS. AZoNano, viewed 22 November 2024, https://www.azonano.com/news.aspx?newsID=23788.

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Your comment type
Submit

While we only use edited and approved content for Azthena answers, it may on occasions provide incorrect responses. Please confirm any data provided with the related suppliers or authors. We do not provide medical advice, if you search for medical information you must always consult a medical professional before acting on any information provided.

Your questions, but not your email details will be shared with OpenAI and retained for 30 days in accordance with their privacy principles.

Please do not ask questions that use sensitive or confidential information.

Read the full Terms & Conditions.